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We study the dynamical Coulomb interaction under the junctionless transistor (JLT) structures, in
which high doping concentration is inevitable to obtain good device performance, by employing
the self-consistent Monte Carlo simulations. The power spectra of potential fluctuations in the
source and drain regions show clear peaks corresponding to the plasma frequencies in those
regions. This observation justifies the accuracy of the present simulations. The dynamical Coulomb
interaction degrades the drain current and, thus, is inevitable to predict accurate device perform-
ance of JLTs.VC 2014 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4890695]
The conventional scaling of Si metal-oxide-semiconduc-
tor field-effect transistors (MOSFETs) is about to approach
its fundamental limits imposed by physics intrinsic in trans-
port phenomena, and various alternative device structures
have been proposed. Among them is the junctionless transis-
tor (JLT),1,2 which has recently received considerable atten-
tion. Main advantage of JLTs lies in the fact that there is no
need to fabricate abrupt junction between source/drain and
channel. In addition, electrons flow in the channel far from
the gate-insulator interface, and, thus, surface roughness
scattering which is the dominant scattering center to degrade
device performance in inversion-type FETs, could be
minimized. However, the device parameters such as cross-
section, channel length, substrate doping concentration, etc.,
have to be carefully optimized to gain sharp subthreshold
and good current-voltage (I-V) characteristics.3–7 Therefore,
many numerical and theoretical analyses8–12 have been car-
ried out to clarify such criteria.
However, relatively less attention has been paid on
the fact that the device substrate has to be highly doped,
namely 1019 cm3 or above, to gain large drain current in on-
condition. The impurity scattering and the long-range and
short-range electron-electron interactions begin to dominate
electron transport under such highly doped regimes, even
though the doping concentration is smaller than the densities
in source and drain regions of the conventional FETs.
Moreover, one may consider that quantum confined effects
become more important in smaller body devices which are
demanded in highly doped JLTs and the quantum corrections
largely impact on subthreshold characteristics. Even though
the thickness becomes thinner and the confined effects
becomes more significant, the Coulomb interaction is
unavoidable problems in such high doped structures.
As a result, the Coulomb interaction among electrons and
impurities may strongly affect the device performance. In the
present Letter, we study the static and dynamical Coulomb
interaction under the JLT structures by employing the self-
consistent Monte Carlo (MC) simulations, with which the
Coulomb interaction has been accurately taken into account in
the past analysis for inversion-type double-gate FETs.13,14
Note that the MC simulation cannot predict reliable subthres-
hold characteristics due to statistical uncertainty caused by too
small number of carriers. Thus, we study the Coulomb inter-
action especially for the characteristics of the drain current
versus drain voltage.
The MC method employed in the present study is self-
consistently coupled with the three-dimensional Poisson
equation and includes all relevant scattering processes such
as acoustic and optical phonon scattering, ionized impurity
scattering, and the short-range electron–electron scattering
under the frame work of the nonparabolic band structure of
Si. Spatial grid and time step to update the long-range elec-
trostatic potential are chosen to be fine enough to resolve the
dynamical potential modulation (collective excitation of
plasma waves), as well as to reproduce the correct electron
mobility under high-impurity concentrations.15,16 Figure 1
shows the device structure introduced into our MC simula-
tions, i.e., the JLT with the cross section of 10 10 nm2 sur-
rounded by the metallic gate with 50 nm long. The donor
concentration of Si substrate is assumed to be 1019cm3, and
the thickness of gate insulator (SiO2) is 0.86 nm. We should
comment on the gate voltage condition employed in the pres-
ent study. Although the biasing condition required from the
circuit applications is indeed essential, we consider the bias-
ing condition here such that the device characteristics are
controlled mainly by the channel transport. In the conven-
tional FETs, the potential profile and scattering processes in
channel region determines the device performance because
the channel shows the highest “resistance” in the structure.
In JLTs, however, the gate voltage can change this scenario
FIG. 1. Schematic drawing of Si nanowire JLT structure employed in the
present MC simulations. The donor concentration in the substrate, assumed
to be fully ionized, is 1019 cm3. tox is the oxide thickness.
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in the following manners. Under the gate voltage of
VG¼VFB where VFB is the flat-band voltage, there is no
potential difference between the source and channel regions.
Thus, carrier density becomes uniform in the substrate, and
parasitic resistances in the source, channel, and drain regions
become the same. In this regime, device characteristics are
not only described by the channel properties but also by
the conditions of source and drain regions. Therefore, on the
contrary to the regular inversion-mode FETs, we select the
gate voltage regime in smaller than the flat-band voltage.
The electrostatic potential profile, which is time-
averaged over 20 ps, is shown in Fig. 2(a) in the channel
direction from the source to drain under the drain voltage of
VD¼ 0.6V and the gate voltage of VG¼VFB 0.3V. The
potential is evaluated in the middle plane of the cross-section
of nanowire. The electron density along the channel direc-
tion in the same bias condition is plotted in Fig. 2(b). Notice
that the electrostatic potential temporally fluctuates associ-
ated with the plasma oscillations, yet time-averaged potential
is rather smooth. This claims and justifies the stability of the
present MC simulations. Also, the electron density is large in
the middle of the channel of nanowire, and becomes smaller
near the drain, which plays a role of pinch-off in conven-
tional FETs.
The spatially averaged power spectra of potential fluctu-
ations in the source and drain regions are presented in Figs.
3(a) and 3(b), respectively. The bias condition is the same as
that in Fig. 2. The arrows in the figures indicate the plasma
frequencies for two different electron densities (2 1018 and
1019 cm3). Since the time range with which phonon scatter-
ing takes place is close to the inverse of the plasma frequen-
cies, the power spectra are broadened due to the finiteness of
the lifetime of plasmons. Nevertheless, we observe a clear
peak in the source region around the plasma frequency corre-
sponding to the electron density of 1019cm3 and the collec-
tive excitation (plasmon) is properly simulated in the present
MC simulations. On the other hand, a few broad peaks corre-
sponding to the electron densities from 2 1018 to 1019cm3
are seen in the drain region. The inset to Fig. 3(b) shows the
power spectra in the two regions, namely, near the channel
region and the contact region inside the drain. Since the elec-
tron density in the drain is greatly lowered (1018cm3)
near the channel region at high drain voltage, as clearly
shown in Fig. 2(b), it is reasonable to expect that the first
peak in the spectra corresponds to the plasmon excitation in
that region due to the injection of high energy channel elec-
trons into the drain accelerated by the potential drop near the
drain. As one moves intro the drain, the electron density
approaches the quasi-equilibrium value (1019 cm3) in the
drain, and, thus, the power spectrum becomes a double-peak
structure and spreads over wide frequency regions.
The consequence of dynamical Coulomb interaction on
I-V characteristics is presented in Fig. 4 where the drain cur-
rent versus drain voltage characteristics obtained from two
FIG. 2. (a) Time averaged potential profile in middle plane under the bias
condition of gate voltage of VGVFB¼0.3V and drain voltage of
VD¼ 0.6V. The x and y axes are, respectively, the direction from the source
to the drain region and the width direction of nanowire. (b) Electron concen-
tration in the same plane in (a).
FIG. 3. Spatially averaged power spectra of potential fluctuations under the
bias condition of gate voltage of VGVFB¼0.3V and drain voltage of
VD¼ 0.6V in (a) source and (b) drain regions. Inset figure in (b): Spatially
averaged power spectra in the drain region near the channel and the contact.
xp(2 1018) and xp(1019) are the plasma frequencies of electron concentra-
tions of 1018 and 1019 cm3.
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different MC simulations are shown: The results from the
MC simulations under the fixed potential, in which the dy-
namical long-range potential fluctuations are switched off,
are also plotted along with the self-consistent MC simula-
tions. The fixed potential is obtained by averaging the poten-
tials of the self-consistent MC simulations over long time
period. The self-consistent MC simulation predicts lower
drain current, though its magnitude is not large in each gate
voltage condition. This tendency is consistent with those
found previously for the inversion-type FETs:14,16 The dy-
namical screening taken place near the drain/source associ-
ated with the long-range Coulomb interaction between the
channel electrons and electrons in the drain/source degrades
drain current. A similar scenario holds true in the present
case and the details of current degradation will be discussed
elsewhere.
We would like to stress that although the difference in
current between two MC simulations is not large, this does
not imply that the dynamical Coulomb interaction is insignif-
icant. The averaged potential employed here is obtained
from the self-consistent MC simulations and, thus, very close
to the “correct” averaged potential. In other words, the cor-
rect I-V characteristics cannot be obtained without taking
into account the dynamical Coulomb interaction in any de-
vice simulations.
In summary, we have studied the dynamical Coulomb
interaction in JLT by self-consistent MC simulations. The
dynamical effects in source and drain regions would be
smaller than those of conventional FETs because the
plasma frequency in the present study xp electron density
 1019 cm3 is smaller than the frequency of the conven-
tional FET xp electron density  1020 cm3. However, due
to high doping concentration in the substrate, the dynamical
Coulomb interaction is inevitable. The collective mode
(plasmon) excitation associated with the temporal long-
range Coulomb interaction has been simulated in the source
and drain regions. Consequently, the dynamical Coulomb
interaction degrades drain current, compared with that in
MC simulations under the averaged electrostatic potential.
This difference is expected to be much larger, unless the
“correct” averaged potential is available, and, thus, including
the dynamical Coulomb interaction is inevitable to predict
accurate device pefromance of JLTs.
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